

Index

A

- Adaptive control, growth in, 420–421
- Advanced microstructure pattern replication techniques, in ultra-high-speed GaAs VLSI, 143–145
- Aerospace Industries Association, 408
- Air Force Cockpit Television System, 95
- Algorithmic state machine design, at Hewlett-Packard Company, 54
- Algorithms, VLSI implementation of, 13
- Aliasing, in area imaging devices for TV, 90–94
- Alternating $\Delta\beta$ electrooptical switch, 365
- Antireflective chromium photomask, 308
- APT program, *see* Automatically programmed tool program
- AR-chromium photomask, linewidth measurements in, 331–332, 336
- Area imaging devices for television, 86–97
 - blemishes in, 95–96
 - blooming effects in, 94
 - color imagers and, 96–97
 - comparison with MOS and CID photoarrays, 96
 - deep-carrier cross talk in, 92
 - fabrication of, 90
 - front-side vs. back-side illumination and quantum efficiency for, 89
 - low light level characteristics in, 94–95
 - MFT and aliasing in, 90–91
 - performance of, 90–96
 - quantum efficiency of, 95
 - readout image degradation in, 91–94
 - wafer stepping and, 103–104
- Array, execution of, 19
- Array multipliers, full-adder cell for, 156
- ASAP (Advanced Symbolic Artwork Preparation), 34–38
 - ASAP circuit design, comparison of with non-ASAP circuit designs, 41
 - ASAP design, *see also* ASAP circuit design
 - bipolar D flip-flop in, 37
 - flow diagram of symbolic layout process in, 37
 - hierarchy of components in, 36–37
 - higher-level description defined in, 37–38
 - high-level components in, 37
 - parametric symbols in, 37
 - prime symbols in, 37
 - SPICE circuit simulator in, 40
 - symbolic layout in, 37–38
 - ASAP design cycle, 39
 - ASAP design methodology
 - block diagram of logic timing analyzer in, 44–45
 - circuit memory in, 47
 - emitter function logic in, 45
 - logic state analyzer block diagram in, 48
 - Logic Systems Operation product line as example of, 43–50
 - RAMs in, 45–46
 - storage control in, 47
 - trigger in, 47
 - ASAP design system, 34, 39–43
 - chip composition in, 40
 - chip design in, 42–43
 - custom chip designs in, 40–42
 - design-rule check in, 40
 - economies of scale in, 53
 - mapping between physical and symbolic descriptions in, 35–36
 - vs. other methods, 50–56
 - structured cell gridlike interconnection in, 53
 - ASAP design technology

ASAP design technology (*cont.*)

- encoder discrete and custom IC realization in, 46–47
- WRT-not pulse in, 45–46
- ASAP-structured cells, chips designed with, 42–43
- ASAP system design, *see* ASAP design system
- ATPG algorithms, *see* Automatic test pattern generation algorithms
- Automatically programmed tool program, 402–404
- Automatic test pattern generation algorithms, 394

B

- Balance equations, derivation of, 288–290
- BCCCDs, *see* Buried channel CCDs
- Beam control, by periodic or quasi-periodic structures, 358–362
- Bell Telephone Laboratories, 67
- Bipolar D flip-flop, in ASAP design, 37
- Blooming effects, in area imaging devices for TV, 94
- Boise VISTA automatic video inspection system, 424–426
- Boltzmann transport equation, 199, 220–261
 - ballistic transport and, 257–261
 - device simulation from, 238–257
 - general form of, 222
 - integrodifferential form of, 229
 - NDM threshold and, 245, 255–256
 - numerical techniques in, 228–233
 - for ultrasmall devices, 200
 - uniform field transients and, 246
 - validity of, 234
 - velocity transients in, 233–238
- Boltzmann transport theory, 261–263
- Boundary representation, in CAD, 389
- Bragg electrooptical deflector, 361–362
- Bragg grating reflector, 359–360
- Branched-channel waveguide coupling and switching, 365–367
- Broadband light sources, spectra of, 84
- BTE, *see* Boltzmann transport equation
- BTT, *see* Boltzmann transport theory
- Bubble memory, 2
- Bureau of Labor Statistics, U.S., 378
- Buried-channel CCDs, 66

C

- CAA center, at Hewlett-Packard Co., 57
- CAD, *see* Computer-aided design
- CADAM system, 404
- CAD/CAM turnkey system, 386–388
- CADD system, 404
- CAD systems, *see* Computer-aided design systems
- California intermediate form, 396
- CAM, *see* Computer-aided manufacturing
- CAMTAG, *see* Computer-Aided Manufacturing Task Advisory Group
- Cathode ray tube screen, “soft key” format in, 58–60
- CCD imagers, *see* Charge-coupled device imagers
- Cell decomposition, in CAD, 388
- Channel waveguide directional coupler, 363–365
- Channel waveguide interferometer, 366
- Channel waveguide switches, 362–365
- Charge-coupled device
 - buried-channel, *see* Buried channel CCDs
 - history of, 66
- Charge-coupled device imagers, 65–104
 - future prospects for, 101–104
 - MTF and aliasing in, 90–91
 - photoelements of, 76
 - as prime example of VLSI structures, 67–70
 - silicon, *see* Silicon CCD imagers with intrinsic photoresponse
 - “snap-shot” type, 67
 - TDI and related devices, 97–99
 - types of for TV, 86–88
 - virtual phase, 76
- Charge-coupled device image sensors, 66
- Charge-coupled device principle, 65
- Charge-coupled interline transfer imager, 69
- Charge-coupled line scan imager, 69
- Chemical vapor deposition, in optical waveguide fabrication, 354
- Chirped-grating lens, 351, 360–361
- Cincinnati Milacron, Inc., 378
- Cincinnati Milacron T³ industrial robot, 413
- CMMS, *see* Coordinate measuring machines

- CNC, *see* Computerized numerical control
- Color film scanners for TV display, 102
- Color graphic imagers, voice input in, 408–411
- Color imagers, in area imaging devices for TV, 96–97
- COMET routine, 396
- Communication output, in single-chip computers, 11
- Communications, optical guided-wave components in, 349–351
- Computer, “eyes” for, 426
- Computer-aided design
- in computer-aided manufacturing, 385–392
 - in VLSI modeling, 163–192
- Computer-aided design systems
- conventional, 34
 - at Hewlett-Packard, 57
- Computer-aided manufacturing
- computer-aided design in, 385–392
 - data base in, 381
 - education and training in, 435–438
 - engineering in, 382–396
 - final assembly in, 428–429
 - finance in, 382
 - hierarchical structure of, 381
 - at management–financial level, 383–384
 - material control flow in, 412–414
 - NC machine tools and part programming in, 396–410, 414–421
 - process planning in, 410–411
 - production in, 382, 411–412
 - quality assurance in, 421–428
 - raw material in, 414
 - structure of, 380–382
 - VLSI and, 375–478
 - voice control in, 408–410
- Computer-Aided Manufacturing Task Advisory Group, 408
- Computer architecture, VLSI technology in, 5–6
- Computer control unit, diagnostics of, 418–419
- Computerized coordinate-measuring machines, 423
- Computerized numerical control, 415–421
- functions performed in, 422
- Computer processing unit, single-chip integration in, 5, *see also* Single-chip computers
- Computervision CAD/CAM system, 404–405
- Computer vision systems, 426–427
- Constructive solid geometry, in CAD, 388
- Contact effects, in GaAs two-terminal devices, 210–212
- Continuity equation, 203
- Control input methods, trends in, 397
- Conventional optical systems, wafer measurements with, 338–342
- Coordinate measuring machines, 423
- Cornell University, 436
- Council of Economic Advisers, U.S., 376
- Count memory, in ASAP design, 47
- CPU, *see* Computer processing unit
- Curve generation, advances in, 418
- Custom IC realization comparisons, in ASAP design methodology, 49

D

- Dark current
- in CCD imagers, 75–76
 - silicon wafer and, 77
- Dark signal, in silicon CCD imagers, 75–76
- Data files, Ethernet linking of, 63
- Delco Electronics Division, General Motors Corp., 476–477
- Design-aid center cluster, Hewlett-Packard Co., 55
- Design automation, in VLSI, 394
- Design-rule check, in ASAP design system, 40
- Device-device interactions, synergistic effects from, 268–273
- D-FF, *see* D type flip-flop
- Diffusion, 273–288
- in optical waveguide fabrication process, 353
- Diffusion coefficient, 273
- Diffusion formalism, 274
- Digital analyzer key, choices under, 62
- Digital systems, product life cycle for, 57
- Directional couplers, 362–365
- Dirichlet binding condition, 175
- Displaced Maxwellian equation, 223–225
- Distributed numerical control, 415–416
- DMESFET, 124, 138–139
- DNC, *see* Distributed numerical control
- Domains, defined, 205

Doped polysilicon devices, 82
 DRC, *see* Design-rule check
 D type flip-flop, 153–155

E

e-beam lithography, resolution of, 366
 ECL circuit architecture, 31
 ECL type logic circuits, HJBT in, 118–119
Economic Report of the President of the United States (1978), 376
 Edge-detection error, effect of, 304
 Edit key, byte swapping and, 61
 Edit program, Hewlett-Packard Co., 58–59
 Eight-bit microprocessor, 10–11
 EJFET, 138
 Electrically switched optical directional coupler, 363–364
 Electronic Industries Association, 416
 Electronic mail, high-speed scanners for, 101
 Electrooptical reflectors, 358
 Electrooptical switch
 alternating, 365
 $\Delta\beta$, 365
 periodic, 361–362
 Electrooptical total internal reflector, 358
 EMESFET, 138
 77K, 114
 EMESFET RAM, 130
 EMESFET ring oscillators, 113
 Emitter function logic, high-speed, 45
 Encoder discrete and custom IC comparisons, in ASAP design, 47
 Enhanced lift-off method, 143–145
 Ensemble Monte Carlo method, 277–278, 286–287
 Epitaxial growth, in optical waveguide fabrication, 355
 Ethernet linking, of major data files, 63
 EXTRACT MIN operation, 19

F

Fairchild CCD121H line-scan image sensor, optical cross talk in, 85
 Fairchild CCD122 image sensor
 internal responsiveness of, 83
 power dissipation in, 80
 saturation exposure levels of, 81
 Fairchild CCD142 line-scan imager, 68
 Fairchild CCD221 image requirements, in

 Air Force Cockpit Television System, 95
 Fairchild CCD221 interline transfer imager, 69
 Fatal defects density, VLSI yield reduction for, 125–127
 Feedback improvement, in computerized numerical control, 419
 FET (field effect transistor), as semiconductor slab, 212
 FET performance, velocity saturation and, 116–117
 FET pinch-off voltage, 118
 FET structure, high transconductance need in, 112–113
 Fiber gyro, 350–351
 Filar eyepiece
 in linewidth measurements, 324–327
 model of, 304
 from wafer measurement, 339
 Filled VIA structure, in Rockwell planar multilevel interconnect structure, 146
 Flame transfer imaging device, 86–87
 Flip-flop
 bipolar D, 37
 NOR-implemented type D, 153
 Fujitsu, Ltd., 379
 Fourteen-pin DIP ICs, 31

G

GaAs, *see* Gallium arsenide
 Gallium aluminum arsenide, 367–368
 Gallium arsenide
 critical Boltzmann transport parameters for, 200
 in monolithic guided-wave systems, 367
 Gallium arsenide device approaches, comparison of, 121–124
 Gallium arsenide devices
 saturation and ballistic transport effects in, 114–116
 for ultra-high VLSI, 111–124
 Gallium arsenide DMESFETs, 122
 Gallium arsenide EMESFETs, 113
 Gallium arsenide fabrication techniques, 136
 Gallium arsenide FETs
 classification of, 214–218
 two-dimensional analysis of, 212–218

Gallium arsenide heterojunction bipolar transition
 logic speeds and, 120
 for superspeed VLSI, 118–121
 Gallium arsenide IC ring oscillations, 151
 Gallium arsenide LSI/VLSI process stations, 149–150
 Gallium arsenide MESFET, double-im-
 planted, 123
 Gallium arsenide MESFET pinch-off volt-
 age, 118
 Gallium arsenide Schottky diode–FET
 logic, 128, 132–136
 Gallium arsenide Schottky gate field-effect
 transistor, 124
 Gallium arsenide two-terminal devices
 contact effects in, 210–212
 doping variations in, 209–210
 one-dimensional analysis of, 204–212
 Gallium arsenide VLSI, Schottky diode–
 FET logic and, 132–136, *see also*
 VLSI
 Gallium indium arsenide, 367
 Gallium indium arsenide phosphate, 367
 General Electric Company, 436
 General Motors Corporation, 426–431, 436
 General Motors Research Laboratories,
 426, 430–434
 Geodesic lens, 356
 Gettering, bulk, 77
 Guided-wave optical communication and
 signal processing, materials technol-
 ogy and fabrication tolerances in, 347–
 370, *see also* Optical (*adj.*)
 Gummel algorithm, MOSFET and, 165
 Gunn oscillations, 205–206

H

Harvard architecture, of single-chip com-
 puters, 9
 Heisenberg uncertainty principle, 291
 HEMT (high electron mobility transitions),
 114–119
 HEMT FETs, 119
 Heterojunction bipolar transistor, for su-
 perspeed VLSI, 118–121
 Hewlett-Packard Company
 algorithmic state machine design at, 54
 ASAP project at, 58–59
 Edit program at, 58–59

 future projects of, 56–63
 integrated-circuit fabrication facilities at,
 26, 32
 Logic Systems Operation of, 31–32
 next generation requirements in, 30–31
 product life cycle for digital systems at,
 57
 VLSI design and design-aid require-
 ments at, 25–63
 Hewlett-Packard design-aid center cluster,
 55
 Hewlett-Packard software development
 system, 59
 Hewlett-Packard 1610A logic state ana-
 lyzer, 32
 Hexagonal arrays, 16
 High electron mobility transistors, 114–119
 High-level language support, in single-chip
 computers, 11
 High-resolution facsimile scanners, 101
 High-speed emitter function logic, 45
 High-speed low-power logic circuits, GaAs
 device approaches for, 121–123
 High-speed low-power switching, device
 characteristics desired for, 112
 High-speed scanners
 for electronic mail, 101
 in TDI devices, 99
 High-yield planar multilevel interconnects,
 145–149
 Hitachi company, 379
 HJBT, *see* Heterojunction bipolar transis-
 tor
 Hot-carrier devices, 198
 Hot-electron behavior
 correlation functions for, 276–287
 electron distribution function and, 222

I

ICFE, *see* Intracollisional field effect
IEEE Transactions on Electron Devices,
 198
 Image scanning, in optical linewidth mea-
 surements, 328–329
 Image-shearing eyepiece, 305
 in optical linewidth measurements, 327–
 328
 Indium phosphate, 367
 Industrial robot, optical processor and,
 434–435

- Infrared imagers, in solid-state imaging applications with longer wavelengths, 100
 - INSERTION operation, 19
 - INSERT(Q,a) operation, 19
 - Instrument-user interface, complexity of, 58
 - Integrated circuit(s)
 - complexity of, 50
 - 14-piece DIP and, 31
 - man-hours per month for definition, design, and layout in, 4
 - Hewlett-Packard, 32
 - Integrated-circuit chips, *see also* Single-chip computers
 - optimal size of, 5
 - processor and memory on, 7
 - in single-chip computers, 6-7
 - Integrated-circuit design, changed approach to, 33
 - Integrated-circuit design cycle, 33
 - Integrated-circuit designer, process designer and, 36
 - Integrated-circuit device, in ASAP design system, 39-40
 - Integrated-circuit industry, chromium photomasks in, 332
 - Integrated-circuit masks, 2.5-dimensional physical plane of, 34
 - Integrated-circuit realization comparison, in ASAP design, 49
 - Integrated-circuit reticles, filar eyepiece and, 324
 - Integrated-circuit technology
 - history and trend of, 2
 - limitations in, 3-5
 - Intel, Ltd., 379
 - Interactive computer graphics, 385
 - Interferometric modulation, in channel waveguides, 366
 - Interleaved memory fetch, 7
 - Interline transfer image sensors, 86-88, 92-93
 - International Conference on the Application of Charge-Coupled Devices, 100
 - Intracollisional field effect, 268
 - Inventory/distribution systems, in CAM, 412
 - Ion exchange, in optical waveguide fabrication, 354
 - Ion implantation, in optical waveguide fabrication, 354
 - I/O processor, 13
- J**
- Japan, manufacturing productivity in, 379
 - "Jellium" distribution, 242
 - JFET, 113
- K**
- Keyboard-interactive microprocessor-controlled ECL circuit architectures, 31
 - Kohler illumination, 339
 - Krypton laser illumination, experimental image profiles for, 338
- L**
- Large-signal oscillators, 252-256
 - Large system integrated circuit, *see* LSI/VLSI circuits
 - Large system integration chips, for CPU and memory, 31
 - Laser scanning, in stock coding, 413
 - Latched input/output 8×8 -bit parallel multiplier chip, 158
 - LES, *see* Logic entry system
 - Lift-off methods, enhanced, 143-145
 - Linear arrays, one-dimensional, 15
 - Line object, coherent Fourier spectrum and, 306-307
 - Line-scan image sensors
 - broadband illumination in, 83
 - design and fabrication of, 76-80
 - dynamic range of, 80
 - MTF and optical cross-talk effect in, 84-86
 - page scanning and, 103
 - performance of, 80-86
 - photodiode sense elements vs. CCD-type sense elements in, 82-84
 - in silicon CCD images, 76-86
 - types of, currently available or in development, 78-79
 - Line transfer imaging device, 86-88
 - Linewidth measurements, filar eyepiece in, 324-327, *see also* Optical linewidth measurements
 - Linked software development system, architectural concept of, 58

Liouville equation, distribution function and, 291
 Liouville–von Neumann equation, 264
 Liquid-phase epitaxy, 122
 optical waveguide and, 355
 Logic entry system, 394
 Logic state analyzer, block diagram of, 48
 Logic state analyzer cards, in new-generation mainframe, 51
 Logic Systems Operation product line, as ASAP system design methodology, 43–50
 Logic timing analyzer, block diagram of, 44–45
 LOPATCH (low light level panoramic TDI charge-coupled) device, 99
 LPE, *see* Liquid-phase epitaxy
 LSI fabrication technology, “siliconlike,” 149
 LSI performance, planar localized implant processes for, 139
 LSI/VLSI circuits, GaAs device for, 123
 LSI/VLSI fabrication technology, 136–150
 GaAs developments and, 137
 Luneberg lens, 356

M

MACSYM II computer system, 159
 Manual switch-controlled random TTL circuit architecture, 31
 Manufacturing
 percentage of Americans working in, 378
 productivity and, 376
 Mapping, between physical and symbolic descriptions, 35–36
 Maxwell–Boltzmann distribution, 221–222
 Maxwellian equation, displaced, 223
 MBE layers, *see* Molecular-beam epitaxial layers
 Memory array redundancy, yield improvement effects from, 127
 Memory bandwidth limitation, package pins and, 6
 Memory device architecture, 7
 MESFET (metal–semiconductor field effect transistor), 113, 202, *see also* Gallium arsenide MESFET
 functional range of, within key device parameters, 125
 low-voltage, 115

MESFET channel (n^-) implant, 139
 MESFET gates, dual 1- μm , 138
 Metal–organochemical vapor deposition, 355, 368
 Metal–semiconductor interface, equations for, 203
 Microprogramming, in single-chip computers, 11–12
 Mobility model, MOSFET and, 167
 MOCVD, *see* Metal–organochemical vapor deposition
 Mode splitter, power divider as, 366
 Modulation transfer function
 in area imaging devices for TV, 90–94
 for line-scan image sensors, 84–86
 for silicon CCD imagers, 71–73
 Moiré heating, in area-imaging devices for TV, 90–91
 Molecular-beam epitaxy, 119, 368
 in optical waveguide fabrication, 355
 Monitor state, 58
 Monte Carlo method, ensemble, 277–278, 287
 MOS/CCD photoarray and readout register, 86–87
 MOS (metal–oxide–silicon) circuits, scaling of, 6
 MOSFET (metal–oxide–semiconductor field-effect transistor)
 computer modeling of, 163–192
 grid system in, 165
 Gummel algorithm and, 165
 mobility model and, 167
 n -channel, 181
 partial differential equations governing, 165
 Poisson matrix and, 170
 qualitative characteristics of, 180
 SIP technique and, 165
 SLOR technique and, 165
 two-dimensional, 169, 173–174
 MOSFET device modeling, 166–180
 comparison of with experimental results, 180–183
 computing cost in, 192
 discretized state equations in, 169–171
 high-resolution calculation in, 172, 179–180
 material parameters and calculation of A coefficients in, 178–179

MOSFET device modeling (*cont.*)
 mathematical model in, 166–169
 oxide–semiconductor interface in, 171–172
 parasitic resistance effect in, 189–191
 short-channel effects and, 183–189
 and single indexing of two-dimensional grid points, 176–177
 MOSFET devices, grid representation of, 173–176
 MOSFET simulation, overall logistics of, 177
 MOSFET threshold voltage variations, in CCD imagers, 75
 MOS memory, 2
 MOS-scanned devices, 78–80
 MOS shift registers, 78–80
 Mostek Company, 379
 Motorola, Inc., 379
 Motorola MC 6800 memory chip, 2
 MTF, *see* Modulation transfer function
 Multiple computer words, interleaved memory fetch of, 7
 MULTIPLY speed, measuring of, 159–160
 “Multiuniversality” wafer program, 396
Mythical Man-Month, *The*, 54

N

NAND FET configuration, 134
 National Bureau of Standards, 318–321
 reflected light microscope system of, 334
 National Science Foundation, 436
 NBS, *see* National Bureau of Standards
 NC part programming, *see* Numerical control part programming
 NDM (negative differential mobility) threshold, 209, 245, 255–256
 Networks, shuffle–exchange, 15–16
 New fabrication techniques, impact of, 103–104
 Next-generation requirements, at Hewlett-Packard Co., 30–31
 Nippon Electric Company, 379
 NMOS LSI chips, 128
 NMOS mask layout program, 394–395
 NMOS process, in single-chip computer manufacture, 8
 Noise equivalent temperatures, 100
 NOR FET configuration, 134
 NOR-implemented type D flip-flop, logic diagram of, 153

Numerical control machine tools, 397
 Numerical control part programming, 396–410
 growth in, 415
 voice input in, 408–410
 Numerically controlled tool path validation, 406–407
 Numerical simulations, 198

O

Octree encoding scheme, 391
 Octree-generated picture, 407
 Octree solid model, 390
 One-chip color TV imagers, 101–102
 One-dimensional array geometry, 14–15
 Optical communication and symbol processing, branched-channel waveguide coupling and switching in, 365–367
 Optical cross talk
 in line-scan image sensors, 84–86
 in silicon CCD imagers, 73–75
 Optical guided-wave components
 in communications and signal-processing systems, 349–351
 fabrication techniques and, 351–369
 Optical image
 focus criteria for, 315–318
 image-profile calculations for, 309–315
 modeling of, 309–318
 Optical image-scanning microscope, 320–322
 Optical laser sources, 367–369
 Optical linewidth measurements
 image scanning in, 328–329
 image-shearing eyepiece in, 327–328
 limitations of traditional methods in, 302–308
 in photomasks and wafers, 301–344
 primary linewidth-measurement system and, 318–321
 reflected-light measurements and, 333–338
 in video systems, 329–331
 Optical Microscope Linewidth-Measurement Standard, 325
 Optical switching, pictorial representation of, 350
 Optical waveguide, 352–355
 chemical vapor deposition in, 354–355
 e-beam evaporation techniques in, 354
 ion exchange method in, 354

ion implantation in, 354
 refractive lenses in, 356
 sputtering in, 354–355
 Optimized mask layout, design of, 392
 OR/NAND ring oscillators, 152
 OR/NAND two-level gate, 134
 Oxide–semiconductor interface, equations for, 202–203

P

Package pins, number of, 6–7
 Parallel multiplier chip
 block diagram of, 158
 logic design for, 157
 Parametric symbols, in ASAP design, 37
 Parasitic resistance effect, in MOSFET design modeling, 189–191
 Part programming, NC machine-tool controller and, 398–402
 Pattern replication techniques, 143–145
 Pen plotter, in NC tool-path verification, 406–407
 Periodic electrooptical switch, 361–362
 Photodiode elements, vs. CCD-type sense elements, 76, 82–84
 Photoelements, 76, 80, 82–84
 Photomasks
 linewidth measurements with conventional optical systems on, 323–333
 NBS-recommended procedures for, 334–339
 optical linewidth measurements on, 301–344
 primary linewidth measurements on, 321–323
 reflected-light measurements on, 333–338
 Physical/symbolic systems, mapping between, in ASAP system, 35–36
 Planar filled VIA structure, 146–147
 Planar GaAs LSI parallel multipliers, 150
 Planar GaAs LSI/VLSI fabrication technology, 136–150
 Planar ion-implanted fabrication process, 137–143
 Planar localized implant processes, for LSI performance, 139
 Planar multilevel GaAs IC structure, 145–146
 Planar SDFL LSI GaAs integrated cir-

cuits, experimental results for, 151–160
 Planar waveguides, refractive components in, 355–358
 PLA/PSMs, low complexity capability of, 51
 Plasma-enhanced CVD silicon nitride, in IC fabrication, 147
 PLA translation, metallization congestion and, 396
 Poisson equation, 165, 170, 203
 SETM and, 226
 Poisson matrix, MOSFET and, 165, 170
 Power division, in channel waveguides, 366
 Primary linewidth measurement system, 318–321
 Prime symbols, in ASAP design, 37
 Process planning, 410–411
 Productivity gains, U.S. (1948–1968), 376
 Productivity growth, slowdown in, 376–377
 Prototype machining, cost of, 406
 PtSi–silicon Schottky-barrier image sensors, 100
 PUMA robot, 429

Q

QTT, *see* Quantum transport theory
 Quality assurance, in computer-aided manufacturing, 421–428
 Quantum transport formulation, 263–268
 Quantum transport theory, 261–273
 transient diffusion and, 286–288
 Quasi-periodic structures, beam control by, 358–362

R

RAMs (random access services), in ASAP design, 45
 Rand Corporation, 379
 Reactively ion-etched VIA windows, 147
 Readout image degradation, in area imaging devices for TV, 91–94
 Reduction–projection photolithography lift-off processes and, 143
 in resist delineation, 139
 Reflected-light laser-scanning microscope system, 334
 Reflected-light measurements, on photomasks, 333–338

Refractive components
 in planar waveguides, 355–358
 total internal reflectors and, 357
 Refractive lenses, in optical waveguides,
 355–357
 Renssalaer Polytechnic Institute, 394, 407,
 436
 Resist delineation, in reduction–projection
 photolithography, 139
 rf spectrum analyzer, 351
 Ring oscillator mode feedback path, 157
 Ripple counter, 154
 Rockwell multilevel interconnect fabrica-
 tion approach, 145–149
 Rockwell planar GaAs IC demonstration
 circuits, review of, 153

S

Scanning electron microscope, 322
 Scattering processes, nonlocality of, 263–
 268
 Schottky-barrier infrared image sensors,
 100
 Schottky diode–FET logic circuit ap-
 proach
 normal FET logic and, 134
 for ultra-high-speed GaAs VLSI, 132–
 136
 Schottky diode–FET logic gate, 131–133
 Schottky gate field-effect transistor, 212
 SDFL (Schottky diode–FET logic) circuits
 depletion mode, 131
 MESFET structure in, 124
 microscope photograph of, 135
 SDFL NOR gate, 133–134
 and full-adder cell for array multipliers,
 156
 Self-excited oscillations, maximum fre-
 quency of, 252–256
 SEM, *see* Scanning electron microscope
 Semiclassical transport, BTE as corner-
 stone of, 199
 Semiconductor business, Japan and U.S.,
 comparisons in, 379
 Semiconductor device modeling
 diffusion in, 273–274
 numerical physics of, 197–295
 Semiconductor equations, 202–220
 comparison to nonlocal equations, 240–
 246
 and one-dimensional analysis of GaAs
 two-terminal devices, 204–212
 recovery of, 240–246
 Semiconductor lasers, in optical-fiber com-
 munications, 367
 Semiconductor memory, as square matrix,
 6
 SETEM (semiempirical transport equation
 method), 225–228, 256
 Short-channel effects, in MOSFET design
 modeling, 183–185
 Shuffle–exchange networks, 15–18
 SIGHT-I computer, 426–428, 430
 SIGHT-II computer, 430–431
 Signal-processing systems, optical guided-
 wave components in, 349–351
 Silicon, drift velocity in, 233
 Silicon CCD imagers with intrinsic pho-
 toresponset, 70–99
 dark-current temperature dependence in,
 76
 dark signal in, 75–76
 device performance fundamentals for,
 70–76
 internal responsivity in, 70–71
 line-scan image sensors in, 76–86
 modulation transfer function in, 71–73
 optical cross talk in, 73–75
 TDI and “snap-shot” imaging devices
 in, 97–99
 Silicon MOSFET, *see also* MOSFET
 electron concentration by, 220
 two-dimensional analysis of, 218–220
 Silicon wafer, processing of, 77
 Single chip
 increased functions of, 5
 memory area of, 8
 Single-chip computers, 6–13
 advantages of, 6–8
 architecture for, 9
 area partition for, 8
 communication support in, 11
 complex data structures for, 11
 features and characteristics of, 8–12
 Harvard architecture in, 9
 high-level language support in, 11
 large on-chip memory and, 10
 manufacturing cost of, 8
 memory bandwidth limitations of, 6
 microprogramming use in, 11–12

motivations for, 6–8
 in support of complex data types and operations, 10–11
 VLSI impact on, 9–12
 von Neumann architecture of, 9
 Small-signal oscillations, maximum frequency of, 252–256
 “Smart” cameras or imagers, 102–103
 “Snap-shot” imaging devices, 97–99
 Software development system, 58
 Software–hardware development analogy, 35
 Solids-modeling color system, 407
 SOS MOSFET, 165, 168–169
 Spatial distribution function, 284
 Spatial enumeration, in CAD, 388
 Special-purpose VLSI chips, design of, 18
 SPICE circuit simulator, in ASAP design, 40
 Sputtering, in optical waveguide fabrication, 354–355
 Stanford University drafting system, 394
 State-of-the-art technology, vs. workhorse technology, 26–28
 Statistical density matrix, 264
 Stock coding, laser scanning in, 413
 “Stone-wall” effect, 128
 Storage control, defined, 47
 Store-qualified state, in ASAP design, 47
 SUDS, *see* Stanford University drafting system
 Superspeed VLSI, GaAs heterojunction bipolar transistor for, 118–121, *see also* VLSI
 SUPREM program, 177
 Surface-channel CCD technology, 66
 Sweep representation, in CAD, 389
 Symbolic layout process, in ASAP design, 37–38
 System components, distributed intelligence in, 21–22
 Systolic algorithms, design of, 14–16

T

Tapered velocity coupling, 366
 TDI (time-delay-and-integration) imaging devices, 97–99
 basic principles of, 97
 high-resolution design concepts in, 98
 high-speed page scanning in, 99

Technology innovations, productivity and, 376
 Television, area imaging devices for, 86–97
 Television-type imager, wafer-stepping technology for, 103–104, *see also* Area imaging devices for television
 Test FETs, pinch-off voltages of, 142
 Test patterns, automatic generation of, 392
 Threshold Technology, Inc., 407
 TI Company, 379
 Time-dependent particle density, instability and, 217
 Toggle, as T-connected D flip-flop, 154
 Transferred electron devices, as hot-carrier devices, 198
 Transient diffusion, quantum transport theory and, 286–288
 Tree geometry, 17
 VLSI algorithms and, 15
 Trigger, in ASAP design, 47
 TTL circuit architectures, 31
 Turnkey interactive computer graphics, 407
 TV display, color-film scanners for, 102, *see also* Television
 Two-dimensional hexagonal arrays, 15
 Two-dimensional square arrays, 15–16

U

Ultra-high-speed GaAs VLSI
 achievement of, 110
 advanced microstructure pattern replication techniques in, 143–145
 approaches, potential, and progress in, 109–161
 GaAs device approaches for, 111–124
 United States, productivity slowdown in, 376–379

V

Velocity transients, Boltzmann transport equation and, 233
 Very-high-speed low-power circuits, circuit and consequent device requirements for, 111
 Very large scale integration, *see* VLSI
 Very low logic voltage swing operation, limitations to, 117–118

- VIA windows, reactively ion-etched, 147
 - Video image-scanning system, 306, *see also* Television
 - linewidth measurements on, 341
 - optional linewidth measurements in, 329–331
 - VISTA automatic video inspection system, 423
 - VLSI (very large scale integration)
 - algorithm implementation by, 13
 - impact of on computer-aided manufacturing, 375–438
 - mobility for, 112–113
 - single-chip computers and, 9–12
 - superspeed, 118–121
 - ultra-high-speed GaAs, *see* Ultra-high-speed GaAs VLSI
 - VLSI abstraction hierarchy, 20
 - VLSI algorithms
 - classification of, 14–18
 - design methodology for implementation of, 20–21
 - examples of, 15–20
 - properties of, 13–14
 - VLSI chips
 - complexity limit and, 3
 - design cost of, 3
 - high complexity of, 11
 - special purpose, 13–22
 - VLSI circuits
 - testing of, 12
 - voice input in, 408
 - VLSI design
 - computer-aided design and, 392–396
 - in computer-aided manufacturing, 437–438
 - design automation in, 394
 - at Hewlett-Packard Company, 25–63
 - yield analysis and implications for, 124–132
 - yield reduction from density of fatal defects, 125–127
 - yield reduction from statistical variations of device parameters, 128–132
 - VLSI design-aid requirements, at Hewlett-Packard Company, 25–63
 - VLSI design methodology, problem and approach in, 31–56
 - VLSI device technology approach, 130
 - VLSI equipment, expense incurred with, 437
 - VLSI fabrication, 136–150
 - VLSI single-chip computer, example of, 12–13, *see also* Single-chip computers
 - VLSI structures, CCD imagers as prime example of, 67–70
 - VLSI system, in computer-aided manufacturing, 437–438
 - VLSI technology
 - in computer architecture, 5–6
 - defined, 5
 - next-generation requirements in, 31
 - state-of-the-art of, 2–3
 - VNC, *see* Voice Numerical Control System
 - Voice input, in color graphics imaging, 408–411
 - Voice Numerical Control System, 409
 - Von Neumann architecture, for single-chip computers, 9
- W**
- Wafer(s), optical linewidth measurements on, 301–344
 - Wafer measurements, calibration procedures for, 342
 - Wafer stepping, 103–104
 - West Germany, manufacturing productivity in, 379
 - Wigner distribution function, 290–295
 - Workhorse technologies
 - concerns and goals in, 27–30
 - design access in, 30
 - good simulation capacity and, 29
 - good testability in, 29–30
 - low development time and cost in, 29
 - low-volume irregular structures in, 28–29
 - repeatability of, 30
 - vs. state-of-the-art technology, 26–28
 - wide parameter variation in, 29
 - WRT-not pulse, in ASAP design, 45–46
- Z**
- Zeiss Planachromat lens, 319
 - Zeiss Universal microscope, 319